https://heminrahimi.github.io/RTL-Design-by-Verilog/markdown-page/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/01-why-rtl/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/02-tools/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/03-modeling-levels/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/04-switch-level/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/05-gate-level/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/06-dataflow/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/07-behavioral/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/08-verification/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/09-essential-concepts/weekly0.5https://heminrahimi.github.io/RTL-Design-by-Verilog/weekly0.5